Announcements of Opportunity

SURF@JPL: Announcements of Opportunity

Announcements of Opportunity are posted by JPL technical staff for the SURF@JPL program. Each AO indicates whether or not it is open to non-Caltech students. If an AO is NOT open to non-Caltech students, please DO NOT contact the mentor.

Announcements of Opportunity are posted as they are received. Please check back regularly for new AO submissions!

**Students applying for JPL projects should complete a SURF@JPL application instead of a "regular" SURF application.

**Students pursuing opportunities at JPL must be U.S. citizens or U.S. permanent residents.

<< Prev Record 34 of 40 Next >> Back To List

Project:

Spectrometer Electronics Hardware Development

(JPL AO No. 14058)

Disciplines:

Electrical Engineering, Physics/Applied Physics

Mentor:

Peter Sullivan, (JPL), Peter.Sullivan@jpl.nasa.gov, Phone: (818) 354-4207

Background:

Imaging spectroscopy is a powerful remote-sensing tool used in Earth and planetary science. It reveals the chemistry behind every pixel in an image, making it useful for studying vegetation, atmospheres, and minerals. Spectrometers operating from aircraft and spacecraft require high performance and reliability from the electronics that run the image sensor and digitize its signals. This is a rapidly-developing field that presents many challenges.

Description:

The goal for this internship is to develop the next generation of imaging spectrometer electronics that run the focal plane array detectors at the heart of the instrument. The intern will perform hands-on work with analog-to-digital conversion, power regulation, and FPGA interfaces. Tasks might also include simulation, FPGA design, schematic design, and board layout, depending on the skills and interests of the intern.

References:

https://avirisng.jpl.nasa.gov/
https://sbg.jpl.nasa.gov/
https://earth.jpl.nasa.gov/emit/

Student Requirements:

Coursework on analog circuits, digital circuits, electromagnetic waves, and introductory programming should be complete. Experience with lab bench tools, FPGAs or microcontrollers, schematic capture, and circuit board design will help.

Location / Safety:

Project building and/or room locations: . Student will need special safety training: .

Programs:

This AO can be done under the following programs:

		Program	Available To
		SURF@JPL	both Caltech and non-Caltech students

Click on a program name for program info and application requirements.

<< Prev Record 34 of 40 Next >> Back To List